Abstract-In this letter, a novel reconfigurable negative group delay distributed amplifier (NGD-DA) circuit is proposed. This NGD-DA offers a new method to realize negative group delay. By properly choosing the gain coefficient of each tap for the DA, we can synthesize the negative group delay at the reverse port of the DA in the frequency band of interest, while maintaining a flat gain at the forward port; this results in a dual-purpose DA. Moreover, the proposed NGD-DA is reconfigurable; the phase response at the reverse port can be simply controlled by adjusting the tap gain coefficients, and therefore the bandwidth as well as the amount of negative group delay can be manipulated. The proposed active NGD circuit is validated through theoretical explanation and experimental results.
I. INTRODUCTION
N EGATIVE group delay (NGD), although being counterintuitive, has been proved its feasibility in electronic circuits using a simple bandpass amplifier at low frequency in [1] . In microwave regime, conventionally, bandstop structures are used to realize NGD circuitry; based on either series or shunt RLC resonators, many active and passive NGD circuitries have been proposed and demonstrated with or without tunability [2] - [5] .
On the other hand, distributed transversal filters (DTF) are widely used in high speed signal processing such as equalization and pulse-shaping [6] . Recently, due to the emerging research on analog signal processing (ASP) [7] , such topology has also been used in dispersive delay lines (DDL) to synthesize the desired group delay response [8] . In addition, DTFs are reconfigurable due to the capability of controlling the gain of each unit-cell [9] . Nevertheless, being essentially the same structure as distributed amplifiers (DA), DTFs usually utilize only one of the output ports (either forward or reverse port) to realize the desired response, whereas the other output port is often terminated [6] .
Utilizing the reconfigurability of DTFs as well as making use of both the forward and reverse port of DAs, this work presents a new type of DA with a dual purpose. By properly choosing the gain coefficients of the DA, it can produce NGD at the reverse port, and moreover, it preserves a flat gain response at its forward port as a conventional DA does. Furthermore, the proposed NGD-DA is reconfigurable. By adjusting the gain of each tap of the DA, we are able to manipulate the slope of the phase, and therefore the bandwidth as well as the amount of NGD can also be controlled. As a result, the proposed design has several potential applications. Particularly, it is very promising to be used in the dynamic power supply or envelope tracking of power amplifiers (PA) [10] , [11] . In a supply modulated PA, it is crucial that the dynamic power supply can accurately track the signal envelope in order to maximize the efficiency. The proposed NGD-DA can be used to compensate the time mismatch between the dynamic power supply and the signal envelope, and thus the system efficiency can be increased [12] .
II. THEORETICAL ANALYSIS
To explain the idea of the proposed design, we first look at the general diagram of a distributed amplifier with taps as shown in Fig. 1 . The transfer functions of the forward and reverse port with respect to the input are [6] (1a) (1b) where is the gain coefficient of the th tap amplifier, and indicate the time delay of the th section of the gate line and drain line, respectively. Furthermore, if we choose that , then the above equations will become (2a)
Now we try to synthesize the NGD by manipulating the reverse transfer function of the DA. First, consider a transfer function with a constant negative group delay (3a)
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Assuming is a positive number, it is clear from (3) that the transfer function has a magnitude of and negative group delay of . Now, let us find an optimal set of gain coefficients for a given and such that the group delay of is almost equal to over a normalized fre- quency band . The problem becomes an optimization problem and can be expressed as (4) for and . One can use convex optimization techniques to solve for the coefficient set in (4). In addition, if we force all the elements in to be non-negative when solving the above optimization problem, the forward gain descried in (2a) will be positively added up as well. Now, given the DA has six taps or , an optimal set obtained from (4) would be (5) This is the optimal set that we will use for the following analysis of our proposed design. Fig. 2(a) plots the magnitude of the forward and reverse transfer functions descirbed in (2) with the time delay ns, using the optimal gain coefficient set of (5). An NGD of ns can be observed from 0.762 GHz to 1.089 GHz as shown in Fig. 2(b) . In addition, in NGD region, the phase at the reverse port increases with respect to the frequency, while the magnitude reaches its minimum at unity as designed in (4) . On the other hand, the forward port has a flat gain response whose magnitude is simply the summation of .
III. VERIFICATIONS
To realize the desired transfer functions described previously, we fabricated the entire circuit on a PCB using Rogers RO5880 with a dielectric constant of 2.2 and thickness of 20 mils as shown in Fig. 3 . The DA contains six taps, in which we use NEC's Hetero Junction FET, NE3210S01, for the active devices. The gain control of each tap can be done by adjusting the transconductance of the transistors. In order to do so, the gate biases have been designed so that each transistor can be gate-biased individually.
The transistors of the DA need to be biased according to the ratio that is obtained from (5) . It is noted that when the gain coefficient is zero, it indicates the transistor is turned off. Furthermore, the drain bias is chosen high to lower the sensitivity of the transconductance. As a result, the gate biases are V, V, V, V, and the drain bias is V. The simulated and measured -parameters at this biased condition are plotted in Fig. 4(a) , indicating a good agreement. The measured reverse gain reaches a minimum of around dB at 1.05 GHz and is greater than dB elsewhere in the NGD region, which is around 0.6 GHz-1.1 GHz as shown in Fig. 4(b) . On the other hand, the measured forward gain ( has a flat response of around 10 dB throughout the NGD region. The measured is below dB in the NGD region, showing a good input matching of the DA. Fig. 4(b) plots the group delay under the same bias condition as mentioned above. The results are compared among the analytical model depicted in (2b), the simulation carried out by Advanced Design System (ADS), and the experimental measurement. These results show a very good agreement except a slight frequency shift. A broad band NGD from 0.6 to 1.1 GHz can be observed in the measurement. The frequency shift may be due to handmade fabrication errors.
The proposed NGD-DA is then tested with different bias conditions. By setting the gate bias of the first tap to V, we can observe a NGD of 2 ns at around 1 GHz in the measurement as shown in Fig. 5(a) . As shown in Fig. 5(b) , when we further set V, we will obtain a NGD of around 4ns at 1 GHz. This results in a good reconfiguribility of the proposed NGD-DA. The coefficients sets that we use for the analytical models are [4.84, 0, 7.29, 0, 2.79, 0] and [4.73, 0, 7.29, 0, 2.79, 0] for V and V, respectively. The simulation and measurement agree well, whereas the discrepancy between them and the analytical model may be due to the tiny leakage current from the off transistors as well as the extra paracitics in the fabricated circuit. In addition, it is worth mentioning that in the case that V, the measured forward gain still maintains a flat gain of 9.44 dB, which is still reasonably high.
IV. CONCLUSION
In this work, we proposed an active NGD circuit based on DA topology. The proposed NGD-DA has dual purposes: while creating the NGD in the reverse port, it can still maintain a flat high gain response in the forward port. In addition, it is also demonstrated the proposed NGD-DA is reconfigurable by adjusting the gate bias. The proposed design is promising to be used in dynamic power supply or envelope tracking in PAs to eliminate the time mismatch between the RF signal path and the envelope path.
